Softpedia >Windows >Science / CAD >CADSTAR Express >  Changelog

CADSTAR Express Changelog

What's new in CADSTAR Express 15.0

Sep 1, 2014
  • Modeless Item Properties Dialogs:
  • The new Item Properties dialogue combines functionality from the many Item Properties dialogs, allowing the user to both see and modify data from the current design selection. It supports floating, docking and auto-hide functionality. This avoids repeated opening and closing of the dialogue when reviewing or updating item or shape properties, offering improved ergonomics, efficiency and ease of use.
  • New ribbon-style GUI:
  • CADSTAR version 15 has an updated modern appearance with a new ribbon-style GUI, including a reorganized menu bar that is more user-friendly and logical. Ribbons can easily be minimized or expanded. The GUI includes support for customizable quick access, user-defined custom, and macro toolbars.
  • Active HTML Reports:
  • All Design Editor pre-defined reports support a new active HTML format which includes hyperlinks back to objects on the design canvas.
  • Impedance Balanced Routing:
  • For users working with high speed routing, the CADSTAR Place and Route Editor (P.R.Editor) has added support for impedance balanced routing (IBR). Compliant with JEDEC lead-in routing requirements for DDR3, the feature supports both single-ended and differential nets. This results in a reduction of signal reflections caused by impedance mismatch at junctions for H-tree and other branched topologies. IBR has been accomplished by extending per-layer route width and differential pair spacing control to the pin-pair level. IBR supports setting different route widths on pin-pairs within the net, rather than just one width for the entire net, resulting in a reduction of signal reflections caused by impedance mismatch at junctions. New reports for pin pair width errors and differential pair pin pair spacing errors help ensure routing complies with constraints. IBR is available with the XR5000 HS bundle.
  • New Transmission Line Model:
  • The time domain signal integrity simulator kernel supports a new lossy transmission line model which overcomes the inherent stability and accuracy problem of the so-called W-model, which is commonly used in various simulation products.
  • Improved Eye Patterns:
  • The efficient analysis of high-speed channels such as DDRx requires a more sophisticated Eye Pattern analysis functionality, considering a base and a strobe signal. The improved Eye Patterns include automatic measurement of eye height/width and setup/hold.
  • New Field Solver:
  • CADSTAR version 15 includes a new field solver that can handle not only trapezoids, but also more general shapes such as circles and triangles. Based on Method of Moments (MoM), it is faster than the existing Finite Element Method for trapezoids. The new fields solver is used for all field solutions.
  • Power Integrity Advance Updates:
  • Power Integrity Advance has been updated with new features such as adjustable gridding for common-mode voltage map, improved result documentation and decoupling capacitor improvements.

New in CADSTAR Express 14.0 (Sep 1, 2014)

  • Accepted DRC Errors - design rule errors in the Design Rule Check Report can be marked as accepted by the user, allowing users to concentrate on other errors in the design.
  • Pin Identifiers and Alphanumeric Pin Names - pin numbers in components have been replaced by pin identifiers, which support alphanumeric characters and non-consecutive numbers.
  • Autoroute Schematic Connections when Moving - when moving design elements on a schematic diagram the connections will be dynamically autorouted to avoid crossing other connections and symbols.
  • Enhanced BGA Wizard - enables additional pin configurations to be specified to allow automatic creation of any simple to complex high pin-count device package.
  • Drill Table Enhancements – includes support for user-defined columns and offers users more control and flexibility over what information is displayed.
  • Name Range by Sheet – users can access this new option to define reference designator prefix ranges for each page of the schematic, to automate the assignment of reference designators in CADSTAR Schematic.
  • Rename Pads – provide the ability in Component Editor to rename pads to give more control over the naming used. Naming may be applied numerically or alphanumerically and the directions (horizontal or vertical) in which alphabetical and numerical identifiers are applied can be controlled.
  • Via Color by Layer Pair – eases management of designs using build-up via technology with features for users to apply unique colors to vias by layer pairs.

New in CADSTAR Express 13.0 (Sep 1, 2014)

  • High-speed design is supported with access to signal integrity, EMC, and power integrity analysis embedded directly in the CADSTAR design flow:
  • Constraint Browser – enter high-speed constraints concurrently during circuit design
  • Topology Editor – predefine correct pin order during circuit design to control timing and quality of high-speed signals
  • Placement Planner – advanced floor-planning for engineers to conduct placement studies, design with reuse circuit and layout blocks, and communicating correct design intent for PCB layout
  • IDF Interface – improve collaboration between MCAD and ECAD to drive board outlines, component placement and keep-out areas
  • Power Integrity Advance – ensure proper behavior of power distribution systems embedded within CADSTAR design flow
  • Dockable active report – improved ease-of-use of managing reports during circuit and layout design
  • Automatic Drill Drawing and Table Generation – save time and effort during documentation with enhanced features to improve communication with manufacturing
  • Update parts with local library – reduce design times with local part edits and easy updates into designs with reports to compare changes with master library.

New in CADSTAR Express 12.1 (Sep 1, 2014)

  • High-speed design is supported and signal integrity and EMC analysis can be included.
  • Re-use of design
  • OLE interface to MRP, ERP or E-PLM systems, direct storage in any ODBC-compliant database
  • Analysis and Verification - meeting high-speed, high density, geometry extraction and analysis
  • Integration with MCAD - BoardModeler Lite - 3D view of physical design of the complete PCB
  • PCB Design Editor - Intelligent automation is theme for the enhanced Embedded Router
  • P.R.Editor XR HS (Place & Route High-Speed) - powerful placement and routing tool is optimized for speed and accuracy, to tackle today’s dense PCB designs
  • Ease of use - NEW GUI - start page that will allow easy access to recent designs, help files, tutorials
  • True STAR-point routing in both the Design Editor and the Place and Route Editor tools (particular interesting for mixed signal boards)
  • Design Migration Tool
  • Starting Schematic and PCB Design Wizard

New in CADSTAR Express 12.0 (Sep 1, 2014)

  • Delivering some new exciting features that will help reduce your time-to-market but most of all make designing EASIER:
  • Re-use of Design
  • Part Acceptance Attribute
  • Attribute Editor
  • Ease of use - NEW GUI
  • Design Migration Tool
  • Starting Schematic and PCB Design Wizard

New in CADSTAR Express 11.0 (Sep 1, 2014)

  • As well as the introduction of the Dragon Router, CADSTAR 11 saw the release of these exciting new developments:
  • Intelligent busses
  • Auto connect symbols
  • Schematic Symbol Creation wizard to output multiple gates
  • Sheet Signal References for easy browsing through the hierarchical schematics
  • Hide pins when a symbol is connected
  • Highlight unconnected pins in schematics providing an easy overview for engineers if they forgot to connect a pin
  • Highlight nets using multiple colors
  • Positional symbol rename in schematics
  • Intelligent native PDF output for documentation
  • Customizable Report Generator to output Bill of Materials or any other information as you require
  • Additional products are available such as:
  • The Variant Manager allowing the designer to change any parts to match all the different product and international requirements, storing all the information in a single CADSTAR Schematic and PCB design
  • Interfaces with spice simulators
  • CADSTAR FPGA synchronizing your FPGA and PCB design.

New in CADSTAR Express 10.0 (Sep 1, 2014)

  • The enhanced CADSTAR design modules offer features such as:
  • Version control for Components & Symbols (both in PCB and Schematic)
  • Intelligent busses
  • Support of Rules by Area in Design Editor
  • User-defined Attributes for Components & Symbols
  • Automatic Library reload
  • Even more windows-compliant functionalities like multiple color choice and function key definition.